1. A SystemC primer /
Author: J. Bhasker.
Library: Center and Library of Islamic Studies in European Languages (Qom)
Subject: C++ (Computer program language),System design.

2. A VHDL primer
Author: Bhasker, Jayaram
Library: (Semnan)
Subject: ، VHDL )Computer hardware description language(
Classification :
TK
7885
.
7
.
B4V4


3. A VHDL primer
Author: Bhasker, Jayaram.
Library: Central library and information center (Khorasan Razavi)
Subject: ، VHDL )Computer hardware description language(
Classification :
TK
7885
.
7
.
B53
2005


4. A VHDL primer
Author: Bhasker, Jayaram
Library: Central Library and Documents Center of Industrial University of Khaje Nasiredin Toosi (Tehran)
Subject: ، VHDL )Computer hardware description language(
Classification :
TK
7885
.
7
.
B53
2005


5. A VHDL primer /
Author: J. Bhasker.
Library: Center and Library of Islamic Studies in European Languages (Qom)
Subject: VHDL (Computer hardware description language),VHDL,VHDL (Computer hardware description language),VHDL.
Classification :
TK7885
.
7
.
B53
1999


6. A VHDL primer
پدیدآورنده : Bhasker, Jayaram.
موضوع : ، VHDL )Computer hardware description language(
۲ نسخه از این کتاب در ۲ کتابخانه موجود است.
7. A Verilog HDL primer
Author: / J. Bhasker
Library: Central Library, Center of Documentation and Supply of Scientific Resources (East Azarbaijan)
Subject: Verilog (Computer hardware description language)
Classification :
E-BOOK

8. An ASIC low power prime
Author: / Rakesh Chadha, J. Bhasker
Library: Central Library, Center of Documentation and Supply of Scientific Resources (East Azarbaijan)
Subject: Application-specific integrated circuits,Application specific integrated circuits, Design and construction,Application-specific integrated circuits, Energy consumption,Electronic books
Classification :
E-BOOK

9. An ASIC low power primer
Author: Rakesh Chadha, J. Bhasker
Library: Center and Library of Islamic Studies in European Languages (Qom)
Subject: Application specific integrated circuits-- Design and construction,Application-specific integrated circuits,Application-specific integrated circuits-- Energy consumption
Classification :
TK7874
.
6
.
C43
2013


10. Static timing analysis for nanometer designs
Author: / J. Bhasker, Rakesh Chadha
Library: Central Library and Document Center of Shahid Chamran University (Khuzestan)
Subject: Nanoelectromechanical systems.,Timing circuits.
Classification :
TK
,
7872
,.
S5
,
B53
,
2009


11. Static timing analysis for nanometer designs
Author:
Library: Central Library and Documents Center of Mazandaran University (Mazandaran)
Subject: Nanoelectromechanical systems. ; Timing circuits. ;

12. Verilog HDL synthesis
Author: / J. Bhasker
Library: Imam Reza International University library and information center (Khorasan Razavi)
Subject: Verilog (Computer hardware description language),Logic design - Data processing
Classification :
TK7885
.
7
.
B528


13. Verilog HDL synthesis :a practical primer
Author: Bhasker, Jayaram.
Library: Library of Razi Metallurgical Research Center (Tehran)
Subject: ، Verilog )Computer hardware description language(,Data processing ، Logic design
Classification :
TK
7885
.
7
.
B5284
1998

